AMENDMENT UNDER 37 C.F.R. 1.116 - EXPEDITED PROCEDURE

Serial Number: 09/580755 Filing Date: May 30, 2000

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

## IN THE CLAIMS

Please amend the claims as follows.

- 1. (Currently Amended) A processor comprising
- a first pipeline memory configured to execute store a sequence of instructions representing essential code;
- a second pipeline memory configured to execute store sequences of instructions representing non-essential code;
- a conjugate mapping table configured with a plurality of triggers to specify respectively different sequences of the non-essential code to be executed [[by]] <u>from</u> the second <del>pipeline</del> <u>memory</u>; and
- a <u>single</u> microarchitecture structure <u>configured to execute instructions both from the</u>
  <u>essential code and from the nonessential code, the processor being</u> coupled to both the first and
  second <u>pipelines</u> <u>memories</u> to process code from the first <u>pipeline</u> <u>memory</u>, and to process code
  from the second <u>pipeline</u> <u>memory</u> in response to the triggers..
- 2. (Original) The processor of claim 1 wherein the first pipeline is coupled to a first instruction cache configured to cache instructions that determine the logical correctness of a program.
- 3. (Original) The processor of claim 2 wherein the second pipeline is coupled to a second instruction cache configured to cache instructions that provide hints for the execution of the instructions that determine the logical correctness of the program.
- 4. (Original) The processor of claim 1 wherein the first pipeline is coupled to registers that store a microarchitectural state, and wherein the conjugate mapping table is responsive to the microarchitectural state.

Page 2

Dkt: 884.225US1 (INTEL)

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

5. (Original) The processor of claim 4 further comprising:

a first instruction cache coupled to the first pipeline; and

a second instruction cache coupled between the conjugate mapping table and the second

pipeline.

6. (Canceled)

7. (Original) The processor of claim 1 wherein the conjugate mapping table comprises a

plurality of records, each of the plurality of records being configured to map a trigger to a non-

essential code sequence.

8. (Original) The processor of claim 7 wherein the trigger comprises an atomic value, such

that the conjugate mapping table is configured to specify the non-essential code sequence when

the atomic value is satisfied.

9. (Original) The processor of claim 7 wherein the trigger comprises a vector value, such

that the conjugate mapping table is configured to specify the non-essential code sequence when

the vector value is satisfied.

10 (Canceled)

11. (Previously Presented) The processor of claim 1 wherein the microarchitectural structure

includes a register bank.

12-30. (Canceled)

31. (Previously Presented) The processor of claim 1 further comprising a dynamic code

analyzer to generate non-essential code from the essential code in the first pipeline.

AMENDMENT UNDER 37 C.F.R. 1.116 - EXPEDITED PROCEDURE

Serial Number: 09/580755 Filing Date: May 30, 2000

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

32. (Previously Presented) The processor of claim 1 where the dynamic code analyzer creates directed acyclic graph trace representations of at least some of the essential code from the first pipeline.

Page 4

Dkt: 884.225US1 (INTEL)

33. (Currently Amended) A method comprising:

loading a first instruction stream of instructions containing essential code into a first memory;

loading a second instruction stream of instructions containing non-essential code into a separate second memory;

storing a mapping table relating a plurality of triggers to respective ones of a plurality of different sequences of the non-essential code;

processing executing instructions from the essential code from the first memory in a microarchitecture structure until detecting an occurrence one of the triggers; and

thereafter, processing executing instructions from one of the non-essential code sequences in the same microarchitecture structure, the one sequence being specified by the one trigger.

- 34. (Currently Amended) The method of claim 33 wherein the first and second memories are [[is]] a first and second pipelines.
- 35. (Previously Presented) The method of claim 33 wherein the first and second memories are caches.
- 36. (Previously Presented) The method of claim 35 wherein the first and second memories are logically separate.
- 37. (Previously Presented) The method of claim 35 wherein the first and second memories are physically separate.

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

- 38. (Currently Amended) The method of claim 33 wherein the non-essential code includes hint code generated by a compiler from the essential code.
- 39. (Currently Amended) The method of claim 33 wherein the non-essential code includes sequences to perform one or more functions selected from the group consisting of

prefetching essential code into the first memory,

testing the microarchitecture,

security checking or sandboxing,

speculative execution,

interrupt or exception processing, and instruction set virtualization.

- 40. (Previously Presented) The method of claim39 wherein the included sequences perform respectively multiple ones of the functions.
- 41. (Previously Presented) The method of claim 33 wherein certain of the essential code is stored in the second memory.
- 42. (Previously Presented) The method of claim 41 wherein the certain essential code includes sequences for virtualization.
- 43. (Currently Amended) The method of claim 42 wherein at least one of the sequences virtualizes individual instructions[[,]]

blocks of instructions,

sets of registers, and

processor hardware-resources.

44. (Currently Amended) The method of claim 33 where the triggers are selected from the group consisting of one or more of instruction attributes[[,]]

data attributes,

state attributes, and

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

## event attributes.

- 45. (Previously Presented) The method of claim 44 where the instructions attributes include opcodes, locations, and/or operands.
- 46. (Currently Amended) The method of claim [[44]] <u>65</u> wherein the data attributes include values and/or locations.
- 47. (Currently Amended) The method of claim [[44]] <u>66</u> wherein the state attributes include architectural and/or microarchitectural states.
- 48. (Currently Amended) The method of claim [[44]] <u>67</u> wherein the event attributes include interrupts, exceptions, and/or processor state register values.
- 49. (Currently Amended) A system comprising:

storage to store a single library having

a first part containing instructions representing essential code for executing a particular program and

a second part containing sequences of instructions representing nonessential code associated with the same particular program;

a processor including

first and second-pipelines for memories to store the essential and non-essential code respectively,

a mapping table to relate a plurality of triggers to a plurality of sequences of the non-essential code,

a <u>single</u> microarchitecture structure coupled to the <u>pipelines for processing</u>

<u>memories to execute at least some of both</u> the essential <u>code</u> and <u>to process</u> the sequences <u>of nonessential code</u> in response to their respective triggers[[;]]

memory coupled to the pipelines to store the essential and the non-essential code as separate parts of the same library.

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

50. (Previously Presented) The system of claim 49 wherein the memory includes at least one

cache.

51. (Previously Presented) The system of claim 49 wherein the memory includes one or more

of a hard disk, a floppy disk, RAM, ROM, a flash memory, and/or a medium readable by a

machine.

52. (Currently Amended) The system of claim 49 where the memory [[sores]] stores the

essential and non-essential code in separate sections of a file.

53. (Previously Presented) The system of claim 52 where the essential and nonessential code

reside in a static file.

54. (Previously Presented) The system of claim 52 where the nonessential code resides at

least partly in a run-time library.

55. (New) The system of claim 1 where the single microarchitecture structure is configured

to execute all instructions from both the essential and the nonessential code.

56. (New) The system of claim 1 where the second pipeline further contains some code that

is not nonessential.

57. (New) The method of claim 33 wherein the non-essential code includes sequences to

perform interrupt or exception processing.

58. (New) The method of claim 33 wherein the non-essential code includes sequences to

perform speculative execution.

Title: PROCESSING ESSENTIAL AND NON-ESSENTIAL CODE SEPARATELY (As Amended)

Assignee: Intel Corporation

- 59. (New) The method of claim 33 wherein the non-essential code includes sequences to perform security checking or sandboxing.
- 60. (New) The method of claim 33 wherein the non-essential code includes sequences to test the microarchitecture.
- 61. (New) The method of claim 33 wherein the non-essential code includes sequences to prefetch essential code into the first memory.
- 62. (New) The method of claim 42 wherein at least one of the sequences virtualizes blocks of instructions.
- 63. (New) The method of claim 42 wherein at least one of the sequences virtualizes sets of registers,.
- 64. (New) The method of claim 42 wherein at least one of the sequences virtualizes processor hardware resources.
- 65. (New) The method of claim 33 where the triggers are data attributes.
- 66. (New) The method of claim 33 where the triggers are state attributes.
- 67. (New) The method of claim 33 where the triggers are event attributes.